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Abstract—This paper proposes a cascaded converter 
dedicated to long-distance HVDC infeed and asynchronous 
back-to-back interconnection of receiving grids. The cascaded 
converter is consisted of MMCs in series and parallel connection, 
meeting the high DC voltage and power demand of HVDC 
system. It realizes hierarchical feeding and asynchronous 
interconnection of receiving grids, optimizing the multi-infeed 
short circuit ratio and improving the flexibility of the receiving 
grids. The topology and operating characteristics of the 
cascaded converter are introduced in detail. The multi-infeed 
short-circuits ratio (MISCR) and the maximum power infeed of 
the cascaded converter based HVDC systems are analyzed. 
Various feasible operating modes with online switching 
strategies of the cascaded converter are studied to improve the 
operational flexibility of the system. The simulation results 
verify the effectiveness of the control strategy of the HVDC 
system embedding the cascaded converter. The DC faults 
clearing strategy and operating modes switching strategies are 
also validated.  
 
Index Terms— HVDC transmission, modular multilevel 
converter, asynchronous interconnection, hierarchical 
connection, multi-infeed short circuit ratio.  
I. INTRODUCTION 
High voltage direct current (HVDC) transmission 
technology is an efficient approach to deliver bulk renewable 
power over long distance [1][2]. As the increased commission 
of line-commutated converter (LCC) based HVDC projects, 
two or more HVDC links tend to feed into one regional power 
grid and form a multi-infeed HVDC system, such as the East 
China Power Grid and the Southern China Power Grid. In 
such a system, the mutual interactions between the different 
HVDC links bring a number of operating problems in 
receiving grids, such as high short circuit current, voltage 
instability, and concurrent commutation failure of converters, 
particularly when feeding into a weak AC grid [3]. 
To address the issue brought by multi-infeed HVDC, many 
solutions have been proposed, which can be classified into 
two types. One is to improve the topology of inverters, such as 
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applying the voltage source converters (VSC) at the inverter 
side to mitigate the problem of commutation failure. The 
other one is to optimize the structure of the receiving grids, 
such as hierarchical connection to receiving grids for the 
LCC-HVDC systems or adopting the back-to-back HVDC 
system to asynchronously interconnect receiving grids.  
For the first approach, references [4][5] adopt the modular 
multilevel converter (MMC) at inverter side and LCC at 
rectifier side, combining the merits of LCC and MMC 
converters. This two-terminal hybrid HVDC system avoids 
commutation failure caused by LCC inverter and can connect 
to a weak AC system. To deal with DC faults, high-power 
diodes can be installed at the DC terminal of MMC inverter to 
block DC fault currents [5]. With the development of MMC 
technologies, the full bridge MMC, the hybrid MMC 
consisted of full bridge sub-module and half bridge 
sub-module and the asymmetrical mixed MMC are also 
proposed as an inverter to deal with DC faults [6][7]. 
Considering a large amount of LCC-HVDC links are already 
existed, reference [8] uses MMCs to tap into an existing 
HVDC link to form a multi-terminal hybrid HVDC. 
References [9][10] use MMC-HVDC to tap into the same AC 
bus to form a dual infeed HVDC system. Since the typical DC 
voltage rating of LCC-HVDC (±800kV) is higher than the 
MMC-HVDC system (±320kV), reference [11] proposes a 
hybrid converter consisted of a series connection of MMC and 
LCC converters to match the DC voltages, combining the 
advantages of high voltage rating, low loss, relatively low cost 
of LCC and self-commutating of MMC. 
However, since there are already many LCC-HVDC 
projects commissioned in the load centers, the above 
approach still cannot overcome the instability problem in the 
receiving power grids, especially when the receiving grid is 
subject to large disturbances, such as converter blocking [12]. 
Thus, many efforts have been made towards optimizing the 
structure of receiving power grids [12]-[17]. References 
[12]-[15] divide a large-scale synchronous AC network into 
two asynchronous sub-grids via back-to-back HVDC links, 
which optimizes the receiving system and effectively 
enhances the frequency stability. [16][17] propose a 
hierarchical connection mode (HCM) to improve the 
multi-infeed short circuit ratio (MISCR) for the ultra HVDC 
(UHVDC) systems. In such a system, different valves at the 
inverter are connecting to two AC systems with different 
voltage levels. The HCM can significantly improve the power 
infeed capability and the stability of the AC grids by 
reasonably dispatching power flow in the receiving grids. To 
date, the above two attempts have been applied to several 
practical projects, such as the HCM in the ±1100kV 
Changji-Guquan UHVDC project and the asynchronous 
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interconnection in the ±350kV Luxi back-to-back HVDC 
project completed in 2016 [13] and the ±450kV Yu-E 
back-to-back HVDC projects being completed in 2019 [14]. 
Thus, adopting MMC as an inverter and using back-to-back 
HVDC to partition the synchronous grid can effectively solve 
the problems in receiving grids. However, it requires the 
construction of multiple converter stations in receiving grids. 
Namely, one station for long distance HVDC infeed and the 
other station for back-to-back HVDC systems, which imposes 
substantial economic costs on land resources and construction 
investment at developed load centers. 
Therefore, a cascaded converter topology is proposed in 
this paper. The cascaded converter combines the technical 
merits of the hybrid HVDC transmission system and the 
back-to-back HVDC system, achieving large remote 
renewable energy transmission and HVDC hierarchical 
connection to receiving grids as well as the asynchronous 
interconnection of receiving grids. It can reduce the total 
capacity of converters and capital cost. The high short circuit 
fault current, commutation failure problems brought by the 
multi-infeed UHVDC can be effectively solved at a lower 
cost. 
The remainder of this paper is organized as follows. Firstly, 
the topology and operation principle of the cascaded 
converter is introduced in section II. Then, the operational 
improvements of the cascaded converter on receiving grids 
are analyzed in section III. Section IV presents the control 
strategy and the DC fault clearing strategy. Section V studies 
the operating modes of the cascaded converter based HVDC 
system. The extended topologies for other operating 
requirements are elaborated in section VI. The simulation 
validation and conclusions are conducted in section VII and 
VIII. 
II. TOPOLOGY AND THE CASCADED CONVERTER 
A. Topology of the Cascaded Converter 
The circuit configuration of the cascaded converter is 
depicted in Fig. 1. It consists of an upper sub-converter 
MMC1 and two lower sub-converters MMC2 and MMC3. 
The upper valve and lower valves are connected in series, of 
which the lower valves are in parallel. MMC1 and MMC3 are 
hierarchically interfaced to Grid 1 and Grid 1’. Where Grid 1 
and Grid 1’ are two sub-systems with different voltage ratings 
in one synchronous AC power grid. Tr represents the 
transformer between the two sub AC systems. MMC2 is 
interfaced to an asynchronous grid (Grid2). Thus, Grid 1 and 
Grid 2 are asynchronously interconnected by the lower 
back-to-back sub-converters MMC2 and MMC3. Based on 
the topology, the hierarchical connection to receiving grids 
and asynchronous interconnection can be achieved at the 
same time. 
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Fig. 1. Structure of the cascaded converter and the hybrid HVDC system (monopole view). 
The cascaded converter has multiple operating modes. 
When any of the sub-converters quits operation during faults 
or maintenances, the converter can be switched to a new 
operation mode by coordination control of thyristors TRi 
(i=1-2) and bypass breakers CBj (j=1-6), ensuring a certain 
power transmission in specific conditions. 
B. Economic Evaluation of the Cascaded Converter 
Fig. 2 shows two schemes that can realize long distance 
HVDC infeed and asynchronous interconnection of the 
receiving grids. 
Fig. 2 (a) is the conventional scheme, where station A 
located in Grid 1 is the inverter of the long distance HVDC 
system and station B constitutes the back-to-back HVDC 
system. Fig. 2 (b) is the scheme based on the cascaded 
converter. The long distance HVDC system is tapped into the 
back-to-back HVDC system. 
Denote the transmitted power of long distance HVDC 
system as PL, the exchange power from Grid 1 to Grid 2 as PB, 
the DC voltage of the long distance HVDC system is Vdc0 and 
the DC voltages of the high and low valves are Vdc1 and Vdc2 
respectively (Vdc1=Vdc2).  
Referring to Fig. 2 (a), PL is fed into Grid 1 via an AC/DC 
conversion. PB is transmitted to Grid 1 via an AC/DC/AC 
conversion. Thus, the total capacity (P∑1) of converters is 
 Σ1 2L BP P P    (1) 
Referring to Fig. 2 (b), PL is directly fed into the 
back-to-back HVDC system. The active power (Pdi) and 
current (Idci) of each sub-converter satisfies 
 
0 1 2 1 2 3
0 1 1 2 3
dc dc dc dc dc dc di dci dci
L dc dc d d d
V V V I I I P V I
P V I P P P
    

   
， ，
  (2) 
The capacity of each sub-converter can be obtained. 
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Then, the total capacity (P∑2) of the sub-converters is  
 Σ2 1 2 3d d d LP P P P P      (4) 
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(a) Conventional HVDC infeed and back-to-back interconnection 
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(b) Scheme based on the proposed cascaded converter 
Fig. 2. Schemes of long distance HVDC and asynchronous interconnection. 
Comparing equation (1) with (4), it can be seen that the 
capacity of the cascaded converter is less than that of the 
conventional scheme. Supposing the total power delivered by 
the long distance HVDC system is 3000 MW and the 
exchange power fed into Grid 2 is 750 MW. The total capacity 
of the cascaded converter scheme is 3000 MW. While the 
converter capacity using the conventional scheme is 4500MW, 
which is 1.5 times larger than the cascaded converter scheme. 
Thus, it can be concluded that the cascaded converter can 
significantly reduce the converter capacity, thus reduce the 
cost and footprint. 
III. OPERATIONAL CHARACTERISTICS OF THE RECEIVING 
GRIDS EMBEDDING CASCADED CONVERTER  
A. Analysis of Multi-Infeed Short Circuit Ratio 
To analyze the strength of the receiving grids embedding 
cascaded converter, the multi-infeed short circuit ratio is 
considered [18]. The equivalent circuit of the receiving grids 
is shown in Fig. 3. Grid 1 and Grid 2 are asynchronously 
interconnected by MMC2 and MMC3. The synchronous 
networks Grid 1 and Grid 1’ are connected by an AC 
transformer. The AC bus nodes are also shown in Fig. 3 Zii 
(i=1, 2, 3) is the equivalent system impedance. Z13 is the 
equivalent impedance of the AC transformer and the 
interconnection lines between bus 1 and 3; k is the turns-ratio. 
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Fig. 3. Equivalent AC circuit of the receiving grids. 
The equivalent impedance matrix Z aligned with each AC 
bus node of the receiving grids can be calculated as 
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Denote that Zeqii is the self-impedance of AC bus i, 
corresponding to the unit at i-th row and i-th column in matrix 
Z. Zeqij is the mutual impedance of bus i interacted with bus j, 
corresponding to the unit at i-th row and j-th column in matrix 
Z. The multi-infeed short circuit ratio (MISCR) of bus i can be 
calculated as follows. 
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  (6) 
where Vi is the voltage of AC bus i. ΔVi is the voltage 
variation on AC bus i; ΔVj is the voltage variation on bus j 
caused by the voltage variation on bus i. ΔVj/ΔVi represents 
the coupling effect between bus i and j. Saci is the short circuit 
capacity of the receiving system Si. Pdi and Pdj are the rated 
infeed DC power at bus i and j. 
Denote that the base voltage of each sub-system is its rated 
voltage. Under rated operation, equation (6) can be simplified 
in per-unit form. 
 
1,
1pu
i n
eqii di eqij dj
j j i
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Z P Z P
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
 
  (7) 
The equivalent system impedance of bus i can be therefore 
calculated as  
 
1,
n
dj
eqi eqii eqi j
j j i di
P
Z Z Z
P 
     (8) 
Table 1 shows the MISCR with different sub-converter 
capacity and system impedances under different HVDC 
infeed modes, such as HVDC with a single layer and 
hierarchical layers. Where the single layer mode represents 
that the long distance HVDC system is interfaced to an AC 
grid with a voltage rating of 1000 kV or 500 kV. The 
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hierarchical layers mode represents that the long distance 
HVDC system is interfaced to an AC grid with two different 
voltage ratings at the same time (1000 kV and 500 kV). In 
Table 1, the interconnection impedance Z13 is selected as 1pu 
according to [16]. Especially, for the analysis of performance 
under extreme weak AC grids, the equivalent system 
impedances of 1 and 1.5 are considered respectively [19]. The 
other parameters are listed in Table 4. 
Table 1 MISCR of receiving systems with different infeed mode 
Connection 
mode 
Power 
Distribution 
Zii/pu 
Voltage of AC 
system/kV 
MISCR 
HVDC with 
single infeed 
1 1/2 500 2 
1 1/3 1000 3 
1 1.5 500 0.667 
1 1 1000 1 
HVDC 
hierarchical 
infeed 
0.5, 0.5 
1/2 500 3.84 
1/3 1000 6.64 
0.5, 0.5 
1.5 500 1.238 
1 1000 2.364 
Cascaded 
Converter 
0.5, 0.25, 0.25 
1/3 1000(S1) 8.500 
1/2 500(S2) 8 
1/2 500(S3) 6.182 
0.5, 0.2, 0.3 
1/3 1000(S1) 8.94 
1/2 500(S2) 6.667 
1/2 500(S3) 7.084 
0.5, 0.1, 0.4 
1/3 1000(S1) 9.999 
1/2 500(S2) 5 
1/2 500(S3) 10.00 
0.5, 0.3, 0.2 
1/3 1000(S1) 8.095 
1/2 500(S2) 10 
1/2 500(S3) 5.484 
0.5, 0.4, 0.1 
1/3 1000(S1) 7.392 
1/2 500(S2) 20 
1/2 500(S3) 4.474 
0.5, 0.25, 0.25 
1 1000(S1) 3.250 
1.5 500(S2) 1.926 
1.5 500(S3) 2.333 
0.5, 0.2, 0.3 
1 1000(S1) 3.023 
1.5 500(S3) 1.733 
1.5 500(S2) 3.333 
0.5, 0.1, 0.4 
1 1000(S1) 2.653 
1.5 500(S3) 1.445 
1.5 500(S2) 6.667 
0.5, 0.3, 0.2 
1 1000(S1) 3.514 
1.5 500(S3) 2.167 
1.5 500(S2) 2.222 
0.5, 0.4, 0.1 
1 1000(S1) 4.194 
1.5 500(S3) 2.889 
1.5 500(S2) 1.667 
According to Table 1, under the circumstances of same 
system impedances, the receiving grids adopting cascaded 
converter increase the MISCR and reduce the short circuit 
capacity compared with the other infeed modes. Referring to 
rows 4-5, 8-9, and 25-27, it can be found that the cascaded 
converter based system has a better performance on MISCR 
under weak AC grids. For the system embedding cascaded 
converter, Table 1 also indicates that by the reasonable design 
of capacity of sub-converters, the DC power fed into the AC 
grids can be optimized. Thus, the overall stability of the whole 
receiving system can be improved. 
B. Analysis of Maximum Active Power Infeed  
In Fig. 3, Ei is the electromotive force of each sub-grid. 
Then, the active and reactive power for each converter can be 
expressed as 
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Supposing Vi=Ei, equation (9) can be simplified in per-unit 
form. 
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The capacity constraint of each converter is 
 2 2 2_ _ maxMMCi pu MMCi puP Q S    (11) 
Combining (10) and (11), the maximum infed active power 
of the inverter at each AC bus can be obtained. 
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  (12) 
When Smax=1.12 (Ppu=1, Qpu=0.5), the maximum infed 
active power of the converter versus different system angles 
can be obtained as shown in Fig. 4. It can be seen that with the 
increase of MISCR, the maximum infed power increases. It is 
because when interfaced to a weak AC system (low MISCR), 
MMC should provide more reactive power to compensate for 
the voltage drop during active power transmission. 
0.5 1 1.5 2 2.5 3 3.5
0.5
1
1.5
P
d
/p
u
MISCR
θ=90°
θ=85°
θ=80°
θ=60°
 
Fig. 4. Maximum power of converters versus MISCR and system angles. 
Taking the cases shown in rows 4-5, 8-9, and 25-27 into 
consideration, the maximum infeed active power versus 
different infeed modes can be obtained, as shown in Table 2, 
where the system phase angle is 85°. 
Table 2  The maximum power infeed versus different infeed mode. 
Infeed mode 
Power 
Distribution 
AC Bus 
Voltage /kV 
MISCR 
Maximum 
power  
Single 
infeed 
1 500 0.667 0.688 
1 1000 1 0.979 
hierarchical 
infeed 
0.5:0.5 
500 1.238 0.538 
1000 2.364 0.544 
Cascaded 
converter 
0.5, 0.25, 
0.25 
1000 3.250 0.552 
500 1.926 0.278 
500 2.333 0.277 
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As shown in Table 2, for the long distance HVDC system 
connected to a weak receiving system, the maximum infed 
power of the cascaded converter is 1.107 (total infeed power 
of grids 1 and 2), which is higher than that of the hierarchical 
connection mode (1.082) and the single infeed mode (0.688, 
0.979). 
IV. CONTROL STRATEGIES OF THE HVDC SYSTEM 
EMBEDDING CASCADED CONVERTER  
A. Control Strategy under Steady State 
The control scheme of cascaded converter based HVDC 
system is shown in Fig. 5. The rectifier LCC controls the DC 
current/power of the transmission system with a 
voltage-dependent current order limit control (VDCL). The 
MMC1 and MMC3 inside cascaded converter control the DC 
link voltages of the upper valve and lower valve respectively. 
MMC2 is used to control the power feeding into Grid 2. 
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Fig. 5. Control strategy of cascaded converter valve. 
B. DC Fault Isolation Strategy   
When DC faults occur on the overhead line, the rectifier 
LCC can increase the firing angle to reduce the fault current. 
However, for the inverter, the AC grids will feed fault current 
even if the cascaded converter is blocked, as shown in Fig. 6(a). 
To block the fault current, the thyristors in the upper and lower 
valves of cascaded converter are used to block the current path 
during the DC fault, as shown in Fig. 6 (b). 
MMC1
MMC3
Ifault
Transmission 
line
MMC2
 
(a)DC fault current 
MMC1
Ifault=0
MMC2
Transmission 
line
MMC3
 
(b) Fault current through thyristors 
Fig. 6. DC fault clearing strategy of cascaded converter. 
Once a DC fault happens, the thyristors can block the fault 
current path thus preventing receiving grids feeding fault 
current to the DC lines. However, during the blocking of DC 
faults, the thyristors should withstand the whole DC link 
voltage. Thus, a number of thyristors are implemented in 
series. The total number of thyristors ns can be determined by 
 dcNs s
rrm
V
n k
V
   (13) 
where VdcN is the rated DC link voltage; Vrrm is the reversed 
withstand voltage of a single thyristor; ks is the redundancy 
factor. During steady-state operation, the thyristors remain 
on-state. Denote the on-state resistance of the thyristor is rT, 
then the conduction losses of the thyristor group are:  
 2Tloss dc s TP I n r   (14) 
Taking the ABB thyristor 5STP 45Y8500 as an example, 
the on-state resistance is 0.16mΩ and the reverse withstand 
voltage is 8.5kV[20]. Thus, the power loss ratio for an 
800kV/3000MW HVDC system is around 0.0075%, far less 
than the loss of converter and the transmission line.  
V. OPERATING MODES OF CASCADED CONVERTER 
The cascaded converter based HVDC system has multiple 
operating modes. Once a sub-converter quits operation or 
under maintenance, due to the capacity limitation of 
sub-converters, the transmitted power PL will be reduced. It 
can switch to another operating mode to guarantee a certain 
power transmission, which improves the flexibility of the 
system.  
A. Back-to-Back Asynchronous Interconnection Mode 
The cascaded converter will switch to back-to-back 
asynchronous interconnection mode in the following 
conditions. 
1) Upper-valve quits operation 
Denote the normal operating condition as mode I. When the 
upper valve MMC1 quits operation, the HVDC system 
operates at power infeed and asynchronous mode (mode II). 
Fig. 7 (a) shows the circuit of this mode. Since MMC1 is 
bypassed, the HVDC system operates at half the DC voltage. 
To obtain a stable operating point, LCC1 is also bypassed. The 
HVDC system remains half DC voltage and power 
transmission. The power directly feeds into two asynchronous 
grids.  
2) Sending terminal quits operation or DC line permanent 
fault 
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When the sending terminal quits operation or a permanent 
DC line fault occur, the LCCs and MMC1 will be blocked and 
the high valve branch is isolated by the bypass breaker CB4. 
The HVDC system operates at asynchronous operation 
condition (mode III). Fig. 7 (b) shows the circuit of this mode. 
The HVDC system stops power transmission but the 
lower-valve maintains the asynchronous interconnection of 
the receiving grids. 
B. HVDC infeed with Hierarchical Connection Mode 
When MMC2 quits operation, cascaded converter can 
switch to HVDC infeed with hierarchical connection mode 
(mode IV). As shown in Fig. 7 (c), the power delivered by 
HVDC feed into a synchronous grid with different AC 
voltages. 
C. HVDC Single Layer Infeed to Different Grids  
When MMC3 quits operation, the power can be transmitted 
to two asynchronous grids (mode V). Fig. 7 (d) shows the 
circuit of this mode. The DC power is fed into Grid 1 and Grid 
2 through MMC1 and MMC2 respectively.  
MMC1
Grid 1
Tr
CB1
CB4
TR1
TR2
MMC3MMC2
Grid 2
CB2 CB3
CB5
CB6
LCC1
LCC2
  
(a) Operating mode II 
MMC1
Grid 1
Tr
CB1
CB4
TR1
TR2
MMC3MMC2
Grid 2
CB2 CB3
CB5
CB6
LCC1
LCC2
 
 (b) Operating mode III 
MMC1
Grid 1
Tr
CB1
CB4
TR1
TR2
MMC3MMC2
Grid 2
CB2 CB3
CB5
CB6
LCC1
LCC2
 
 (c) Operating mode IV 
MMC1
Grid 1
Tr
CB1
CB4
TR1
TR2
MMC3MMC2
Grid 2
CB2 CB3
CB5
CB6
LCC1
LCC2
  
(d) Operating modeV 
Fig. 7. Multiple modes of cascaded converter.
D. Online Switching Strategies between Operating Modes 
To smoothly switch between the operating modes, the 
switching strategies should be designed. Since mode II and 
mode III are similar and so as mode IV and mode V, the 
switching strategies from mode I to mode II and mode IV are 
considered. 
1) Switching strategy from mode I to mode II 
The switching strategy of cascaded converter from mode I 
to mode II is shown in Fig. 8. Firstly, the power references of 
LCC and MMC2 are decreased to 0. When the currents 
flowing through the sub-converters drop to zero, thyristors TR1 
and TR2 will be turned off to isolate the rectifier and inverter 
terminals. Then, LCCs shifts to DC voltage control to reduce 
the DC voltage of the HVDC system to half of the rated value. 
Then, bypass breaker CB1 is turned on to bypass MMC1. 
Meanwhile, MMC 1 is blocked. Afterwards, LCC shifts to 
current control, and the power order of MMC2 resumes. The 
HVDC system finally switches to operating mode II. 
CB1
MMC3MMC2
TR1
TR2
MMC1
 
(a) Reduce the active power to 0 
CB1
MMC3MMC2
TR1
TR2
MMC1
 
(b) Turn off thyristors TR1-TR2 
CB1
MMC3MMC2
TR1
TR2
 
(c) Reduce Voltage of LCC, block MMC1  
CB1
MMC3MMC2
TR1
TR2
 
(d) Turn on CB1 
Fig. 8. Switching strategy from mode I to mode II.
2) Switching strategy from mode I to mode IV 
The switching strategy of cascaded converter from mode I 
to mode IV is shown in Fig. 9. Firstly, the power reference of 
MMC2 is set to 0. Meanwhile, due to the capacity limitation of 
MMC3, the power order of LCC is reduced to half of its rated 
value. When the current flowing into MMC2 is lower than the 
breaking-current of CB2, the breaker is turned off to isolate the 
sub-converter from the system. Then, MMC2 will be blocked. 
The cascaded converter will be switched to mode IV. 
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MMC1
MMC3MMC2
CB2 CB3
 
MMC1
MMC3MMC2
CB2 CB3
 
MMC1
MMC3MMC2
CB2 CB3
 
(a)Reduce the active power of  MMC3 (b) Turn off CB2 (c) Block MMC2 
Fig. 9. Switching strategy from mode I to mode IV.
VI. EXTENDED TOPOLOGIES OF CASCADED CONVERTER 
To meet different application requirements, the cascaded 
converter can be extended to other topologies. 
A. Hybrid UHVDC Inverter  
Since the voltage and power ratings of LCC is larger than 
that of the MMC, an alternative way is to use LCC converter as 
the upper valve and use multiple MMCs as the lower valve to 
feed different power grids. The topology of this hybrid inverter 
is shown in Fig. 10. As MMCs are able to provide reactive 
power compensation, the immune to commutation failure of 
LCC inverter can be improved. This topology also has the 
ability to block DC fault currents. Compared with the cascaded 
converter in this paper, the hybrid inverter can further reduce 
the cost. 
LCC1
Grid 1
Transmission line Idc
MMC2 MMC4
Grid 2
MMC3
Grid 3 Grid 4
 
Fig. 10. UHVDC hybrid inverter based on LCC and half-bridge MMC. 
The hybrid MMC based on half-bridge sub-module (SM) 
and full-bridge SM can also be adopted to realize DC fault ride 
through [7], as shown in Fig. 11. In Fig. 11, each arm of hybrid 
MMC is consisted of half half-bridge sub-modules and half 
full-bridge sub-modules. Thus, four types of inverter 
topologies can be obtained as shown in Fig. 12. Type 1 
represents the cascaded inverter based on half bridge MMC 
and thyristors. Type 2 represents the cascaded inverter based 
on LCC and half-bridge MMC as proposed in Fig. 10. Type 3 
represents the cascaded inverter based on LCC and hybrid 
MMC. Type 4 represents the cascaded inverter based on 
hybrid MMC.  
FBSM
HBSM
L
FBSM FBSM
HBSM HBSM HBSM
FBSM FBSM FBSM
HBSM HBSM HBSM
FBSM
va
vb
vc
L L
L L L
 
Fig. 11. Topology of hybrid MMC. 
MMC1
Grid 1
Transmission line Idc
MMC2
Grid 2
MMC3
Grid 3
 
(a) Type 1 (MMC and thyristor) 
LCC1
Grid 1
Transmission line Idc
MMC2
Grid 2
MMC3
Grid 3
 
(b) Type 2 (LCC and MMC) 
LCC1
Grid 1
Transmission line Idc
Hybrid MMC2
Grid 2 Grid 3
Hybrid MMC3
 
(c) Type 3 (LCC and hybrid MMC) 
Grid 1
Transmission line Idc
Hybrid MMC2
Grid 2 Grid 3
Hybrid MMC3
Hybrid MMC1
 
(d) Type 4 (hybrid MMC) 
Fig. 12. Several inverter topologies. 
Since the sub-converters are constructed in one station, thus, 
only the HVDC transmission line faults are considered. For 
type 1 converter, the DC fault current can be blocked by 
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turning off the thyristors. For type 2 and 3 converters, the DC 
fault current can be cut off by blocking LCC. For type 3 and 4 
converters, by adopting the DC fault current limiting control as 
disclosed in [7], the hybrid MMCs can ride through the DC 
faults with providing reactive power support.  
As shown in Fig. 12, since LCC is adopted, type 2 and 3 
converters will suffer from commutation failure once there are 
serious AC faults happening at Grid 1. And the cascaded 
converter can transmit half the rated active power under half 
the rated DC voltage. For type 1 and 4 converters, there is no 
commutation failure problem. 
As can be seen, the hybrid MMC contains more power 
electronic devices compared with half-bridge MMC and LCC. 
Thus, the conduction power loss and cost of type 4 converter 
are highest among these four converters. According to 
[21]-[23], the operating power loss of LCC, half-bridge MMC 
and hybrid MMC are around 0.34%, 0.6% and 0.8% of the 
rated power respectively. Therefore, supposing the rated 
capacity of cascaded converters are the same and the capacity 
proportion of upper sub-converter and lower converters is 1: 
0.5: 0.5, the operating power loss of these cascaded converters 
can be approximately as: 
Type 1 (half-bridge MMC and thyristors): 
Ploss1=(0.6%×1+0.6%×0.5+0.6%×0.5)/(1+0.5+0.5)=0.6% 
(neglecting the conduction power loss of thyristors); 
Type 2 (half-bridge MMC and LCC): 
Ploss2=(0.34%×1+0.6%×0.5+0.6%×0.5)/(1+0.5+0.5)=0.47%; 
Type 3 (hybrid MMC and LCC): 
Ploss3=(0.34%×1+0.8%×0.5+0.8%×0.5)/(1+0.5+0.5)=0.57%; 
Type 4 (hybrid MMC): 
Ploss4=(0.8%×1+0.8%×0.5+0.8%×0.5)/(1+0.5+0.5)=0.8%. 
To be concluded, the comparisons of the four types of 
cascaded converters are listed in Table 3. 
Table 3 Overall compassions of different topologies of cascaded converters. 
Technical 
features 
Type 1 Type 2 Type 3 Type 4 
DC fault blocking 
capability  
Yes Yes Yes Yes 
DC fault ride 
through 
No No Yes Yes 
commutation 
failure 
No Yes Yes No 
Operating power 
loss  
0.6% 0.47% 0.57% 0.8% 
Cost medium lowest medium highest 
 
B. UHVDC Rectifier Integrating Wind Farms of Different 
Voltage and Power Ratings  
The cascaded converter can also be applied to the rectifier 
side. Fig. 13 shows a cascaded rectifier integrating multiple 
wind farms. As we know, the output power and voltage vary 
with the different size of wind farms. A high turns-ratio AC 
transformer is required for the integration of small-scale wind 
farms. However, in Fig. 13, the large-scale wind farm is 
directly connected to MMC 1 and LCC. While several 
small-scale wind farms are directly connected to MMC 2 and 
MMC 3, which are paralleled with MMC 1. Thus, the interface 
transformers are avoided and the rectifier enables black-start 
and self-commutation. 
 Wind Farm2  Wind Farm 3
LCC
MMC1 MMC2 MMC3
Wind Farm 1
Transmission line
 
Fig. 13. Rectified cascaded converter. 
VII. SIMULATION VERIFICATIONS 
To verify the effectiveness of the proposed cascaded 
converter, a HVDC system based on cascaded converter 
shown in Fig. 1 is built in PSCAD/EMTDC. The parameters of 
the test system are listed in Table 4 and Table 5. During 
normal operation, MMC1 controls the DC voltage Vdc1 and 
outputs 450 Mvar reactive power, MMC3 controls the DC 
voltage Vdc2 and outputs 250 Mvar reactive power, MMC2 
controls the active power Pd3 and outputs 300 Mvar reactive 
power. 
Table 4 Parameters of the hybrid HVDC transmission system. 
Parameters LCC MMC1 MMC2 MMC3 
Rated 
capacity/MVA 
3000 1500 750 750 
Rated DC 
voltage/kV 
800 400 400 400 
DC inductance 
/mH 
300 100 100 100 
Arm 
inductance/mH 
/ 12 18 18 
Rated AC 
voltage/kV 
1000 1000 500 500 
Number of SM / 190 190 190 
Capacitor of 
SM/mF 
/ 25 15 15 
 
Table 5 Parameters of the AC systems. 
Parameters AC Grid 1 AC Grid 1’ AC grid 2 
Rated line to line AC 
voltage/kV 
1000 500 500 
Frequency/Hz 50 50 50 
Base capacity/MW 1500 750 750 
Short circuit ratio (SCR) 3 2 2 
AC system X/R ratio 10 8 8 
AC transformer Tr 
1000kV/500kV, leakage 
reactance 0.15pu 
/ 
Interconnection impedance 
between Grid 1 and Grid 1’ 
0.9 pu  
A. Response to Power Order Change 
To test the performance of the proposed cascaded converter 
under change of operating conditions, the active power order 
of LCC drops from 1pu to 0.8pu at 1.5s and increases from 
0.8pu to 1pu at 3.5s. While the active power order of MMC2 
reduces from 1pu to 0.6pu at 2s and increases from 0.6pu to 
1pu at 3s. The simulation results are shown in Fig. 14. 
Fig. 14 (a) shows the active power of LCC and 
sub-converters of the cascaded converter. As can be seen, 
when the transmitted power is reduced to 2400MW, the output 
power of MMC 1 and MMC3 reduces 300MW respectively. 
After 2.2s, the output power of MMC2 reduces to 450MW, 
while MMC1 and MMC3 output 1200MW and 750 MW 
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active power respectively. After 3.7s, each converter resumes 
rated operation. Fig. 14 (b) shows the DC link voltage of the 
HVDC system, the high and low valves. They operate at the 
rated value during the change of operating conditions. Fig. 14 
(c)-(d) show the capacitor voltages and arm currents of MMC1 
and MMC2 respectively. Fig. 14 (e)-(g) show the grid voltages 
at MMC side while Fig. 14 (h)-(j) show the grid currents. The 
dynamics show that the sub-converters are well operated 
during change of operating conditions. 
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(b) DC voltages of HVDC system 
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(c) Capacitor voltages of the upper arm of phased A of MMC1 
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(d) Arm currents of phased A of MMC2 
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(e) Grid AC voltages at MMC1 
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(h) Grid AC currents at MMC1 
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(i) Grid AC currents at MMC2 
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(j) Grid AC currents at MMC3 
Fig. 14. Simulation results under change of operating conditions.
B. Validation of DC Fault Clearance 
At 1.5s, the HVDC line is subjected to a temporary 
pole-to-ground fault lasting for 0.2s. The simulation results are 
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shown in Fig. 15.  
Fig. 15 (a) shows the DC link voltages (Vdc1, Vdc2, Vdc0). 
Once the fault is detected, LCC will increase the firing angle to 
150 to extinguish the fault arc. When the DC current reduces to 
zero, TR1-TR2 are turned off. The fault current path will be 
isolated, as shown in Fig. 15 (b) and (c). Fig. 15 (d) shows the 
voltage across TR1-TR2. As can be seen, the thyristors withstand 
the DC voltage as high as 400kV during fault isolation. Fig. 15 
(e) shows the reactive power of sub-converters. As can be 
seen, they operate as STATCOMs to support the AC systems. 
Fig. 15 (f)-(i) show that the capacitor voltages and arm 
currents are within the safe range during the fault. When the 
fault is self-cleared, the HVDC system restores normal 
operation within 200ms. 
C. Simulation of operating mode switching  
1) Switching strategy from mode I to mode II 
Supposing a permanent three-phase short circuit fault with 
0.3Ω fault resistance occurs at Fac at 1s as depicted in Fig. 1. 
Due to the AC fault, the DC power cannot be transmitted into 
Grid 1. Thus, the system will switch to mode II operation. Fig. 
16 shows the switching process. Fig. 16 (a) shows the DC 
currents of LCC and MMCs. At 1.05s, the power orders of 
LCC and MMC2 are decreased to zero. As can be seen, the 
currents are controlled to zero after a short transient. Then, 
TR1 and TR2 are turned off to isolate MMC 1. Meanwhile, 
LCC shifts to DC voltage control and its DC voltage drops to 
half of the rated voltage. The voltage of the lower-valve 
remains unchanged. When the DC link voltage is established, 
the bypass breaker CB1 is turned on to bypass MMC1. Then, 
LCC is shifted back to active power control and the active 
power command increases to half of the rated active power. 
The DC link voltages are shown in Fig. 16 (b). As can be seen, 
the DC voltage of LCC drops to 400kV at 1.6s. Since the DC 
current is zero, no transients are observed. Then, the power 
orders of LCC and MMC2 restores. The HVDC system 
operates at half DC voltage and half active power 
transmission, as shown in Fig. 16 (c). During the whole 
process, the bypass breakers operate only at zero current. Fig. 
16 (d) shows the arm currents of phase A of MMC1. As can be 
seen, the overcurrent is still within the safe range (less than 
twice times of the rated value). Fig. 16 (e)-(f) shows the grid 
voltages and currents at the converter side. Since the electrical 
distance between Grid 1’ and Grid 1 is far, the AC fault in Grid 
1 will not affect MMC3, as shown in Fig. 16 (i) and Fig. 16 (j). 
1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2
Time(s)
-200
0
200
400
600
800
1000
LCC
Upper-valve
Lower-valve
V
d
c 
/k
V
 
(a) Voltages of HVDC system 
1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2
Time(s)
0
50
100
150
25
75
125
175
α
°
 
(b) Firing angle of LCC  
1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2
Time(s)
-1
0
1
2
3
4
5
I d
c 
/k
A
MMC1
MMC2
MMC3
 
(c) DC currents of the HVDC system 
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(d) Voltages across TR1-TR2 
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(f) Capacitor voltages of MMC1 
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(g) Arm currents of MMC1 
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(h) Arm currents of MMC2 
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(i) Arm currents of MMC3 
Fig. 15. Simulations for DC fault clearing and restarting. 
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(b) DC voltages of HVDC system 
This paper is a post-print of a paper accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore Digital Library 
11 
P
/M
W
LCC
MMC1
0.8 1 1.2 1.4 1.6 1.8 2
Time(s)
0
500
1000
1500
2000
2500
3000
MMC3
MMC2
 
(c) Active power of HVDC system 
  
I a
rm
/k
A
0.8 1 1.2 1.4 1.6 1.8
Time(s)
-8
-6
-4
-2
0
2
4
6
8
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(i) Grid AC voltages at MMC3 
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(j) Grid AC currents at MMC3 
Fig. 16. Simulations of operating modes switching (mode I to II). 
2) Switching strategy from mode I to mode IV 
Fig. 17 shows the switching process from mode I to mode 
IV. Fig. 17 (a) shows the DC currents of LCC and MMCs. At 
1.5s, the DC current of MMC2 is controlled to 0 and the DC 
current of LCC is controlled to 0.5pu. Then, the bypass 
breaker CB2 is turned off to isolate MMC2. During the 
switching process, the DC link voltages are well controlled by 
MMC 1 and MMC3, as shown in Fig. 17 (b). After 1.8s, the 
HVDC system steadily operates at rated DC voltage but half 
active power transmission, as shown in Fig. 17 (c). 
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Fig. 17. Simulations of operating modes switching (mode I to IV).
VIII. CONCLUSION 
A cascaded converter combining the merits of hierarchical 
infeed and back-to-back interconnection is proposed in this 
paper. The cascaded converter achieves high voltage and 
power infeed to receiving grids. The multi-infeed short circuit 
ratio of adopting cascaded converter is much larger compared 
with the single infeed and hierarchical infeed approaches, 
leading to reduction of short circuit currents. The power flow 
in the receiving grids can be optimized by the active power 
control of the cascaded converter. The cascaded converter 
enables multiple operating modes for the HVDC systems. 
Thus, the system is able to continuously transmit power when 
the sub-converter quits operation or under maintenance. The 
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operational flexibility is improved. The thyristors group is able 
to cut off the DC fault current during DC faults. The 
simulation results show that the cascaded converter has a good 
application prospect in the large capacity UHVDC system 
connecting to developed load centers. 
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